IV. CONCLUSION Using a porous silicon layer as the semi-insulating substrate for -SiC high temperature photo-sensing device has been demonstrated successfully with a M-S-M photoconductor. The high resistivity and the flexibility of the porous silicon retard the transportation and the generation of the leaky current thus improving the high temperature Abstract-SOI technology is a promising candidate for radio-frequency and microwave applications. In this work, SOI low-noise amplifiers (LNA) operating at 1.8-GHz under 1.5-V power supply are reported for the first time and the high-frequency noise characteristics are studied. A physical SOI thermal noise model is applied, and all the major noise sources associated with the transistors are modeled. SPICE simulation results of the circuit noise agree well with the measurement data. LNA composed of floating-body SOI devices offers better performance than that with body-tied devices.
I. INTRODUCTION

C
CMOS is competing against bipolar and GaAs in the radio-frequency integrated circuits (RFIC) arena for wireless communications. SOI technology earns more credit for the Si-based CMOS family attributed to its excellent RF performance. SOI promises better device characteristics than bulk technology, and the buried oxide reduces substrate noise coupling in high-frequency circuits. Noise performance is one of the major concerns in RFIC. In this paper we study the noise characteristics of partially-depleted (PD) SOI low-noise amplifiers composed of floating-body (FB) devices and body-tied (BT) devices, respectively. LNAs operating at 1.8-GHz under 1.5-V power supply are reported for the first time. The circuits under study show better performance in terms of gain and noise figure (NF) than most of the reported LNAs [1] - [6] . To simulate the noise characteristics of the circuits, BSIMPD2.1 model [7] and a physical SOI thermal noise model [8] are applied in SPICE [9] , and all the major thermal noise components in the device are considered. In Section II, the LNA design methodology is discussed and the fabrication process features are presented. The measurement data of the circuit performance are presented in Section III, and the comparison of the LNAs under study with other reported circuits is made. In Section IV, a detailed high-frequency noise model for LNA is presented and SPICE noise analyzes of LNAs with floating-body and body-tied devices are performed. The simulation results agree well with the experimental noise data. 
where NF is the noise figure and AN is the gain of stage N , LNA must have excellent noise performance itself while providing enough gain to overcome the noise in successive stages. However, the source impedance designed for a minimum NF will lead to a poor gain, because the input impedance (50-) matching, a critical requirement for LNA, is not satisfied. Among the many techniques for input 50-matching, inductive source degeneration ( Fig. 2) has been demonstrated to exhibit minimum noise [3] . A single-transistor common-source LNA normally cannot provide the required high gain. Therefore, the cascode configuration as shown in Fig. 3 is selected. The cascoding transistor also improves the stability by isolating the Miller capacitance of M1 from the output. Low-power dissipation is yet another advantage of the cascode topology, because the two transistors share the same bias current.
To optimize NF and gain under a reasonable power budget, the channel width of the device is given by [11] W = 1 3!0LCoxRs (2) where ! 0 is the center frequency of the LNA, R s is the 50-source impedance.
To determine the inductor values, examine the following equation for Fig. 2 :
As a rule of thumb, the operation frequency of a narrow-band amplifier is typically 1/5 of the transistor unity-gain frequency (fT ), i.e., 
Since the geometry of the transistor has been fixed, the gate inductance L g is found to be around 7 nH. The large L g has to be made off-chip, otherwise its quality-factor (Q) will substantially degrade the noise performance of the circuit. The channel-width of the cascoding device, M 2 , is designed to be the same as that of M 1 . This is the trade-off between the suppression of Miller effect of M1 and the noise magnitude of M2 [11] .
The LNA circuits are fabricated on SIMOX wafer with conventional substrate resistivity (20 -cm). The buried-oxide thickness is 360 nm.
The fabrication process uses 0.6 m PD SOI technology and the effective channel length (L e ) is 0.5 m. The front-gate oxide is 9 nm and the Si film thickness is 150 nm. For circuit performance consideration, in addition to the TiSi 2 salicide, metal-shunt is applied to the poly-gate to further reduce the gate resistance. LNAs comprised of floating-body (FB) and body-tied (BT) SOI devices are fabricated, respectively. In BT devices, the body is tied to the source through side-contact. At V ds = V gs = 1:5 V, the f T of FB device is around 12-GHz while that of BT device is roughly 11-GHz. On-chip spiral inductors are made of the top layer of aluminum (metal-2) with a thickness of 3 m. On top of metal-1, a thick layer of oxide (2.3 m) is deposited to improve the Q-factor of the inductor. Among the different device isolation techniques, LOCOS is applied to further increase the oxide thickness underneath the inductor. As shown in Fig. 4 , spiral inductors made on SOI wafers exhibit a higher Q than on bulk wafers. This is because the buried-oxide reduces the parasitic capacitance to the substrate, leading to less substrate loss.
To minimize the thermal noise coupling from the substrate resistance, the RF pad layout design employs the technique proposed by [6] as shown in Fig. 5 . For conventional pad design, the entire pad (metal-2) is shorted to metal-1. Hence, the substrate noise will be coupled to the circuit through the large capacitance (C 2 ) between metal-1 and substrate. For RF input pad, a shielding layer of metal1 is underneath the pad, and only a small portion of the pad is routed to the circuit. As a result, C 2 is considerably reduced and the thermal noise due to the substrate resistance is minimized.
The die-photo of the floating-body SOI LNA is shown in Fig. 6 . The two transistors have interdigitated gate structure and share the source/drain to minimize parasitics. On-chip capacitors are connected to the gate of the cascoding transistor to filter the noise from the biasing circuitry.
III. CIRCUIT PERFORMANCE
The on-chip components include the two transistors and the source degeneration inductor. The input and output impedance matching networks and biasing circuitry are implemented externally by microstrip lines on PCB [12] . The relative dielectric constant (" r ) of the microstrip line substrate is 4.1, the height of the dielectric is 55 mils and the width of the metal is 110 mils. Two types of SOI LNAs with identical topology are characterized, one composed of FB devices while the other composed of BT devices.
Stability of the circuit is examined prior to the implementation of the impedance matching network. The necessary and sufficient conditions for unconditional stability are given by [12] : 
As shown in Fig. 7 , the above conditions are satisfied in the SOI LNA. Fig. 8 shows that the input impedance matching for the FB LNA is obtained at f 0 . In RFIC, normally the capacitive load (C load ) is the input capacitance of the mixer. Suppose the value of C load is in the neighborhood of 1 pF, then the inductive load L load should be around 8 nH. In this work, L load is implemented by a bond-wire with Q-factor around 20 at f0. The gain (S21) of LNA is measured by HP8510C Network Analyzer [13] and the results are shown in Fig. 9 . The gain of FB circuit is higher, which is attributed to the lower threshold voltage of FB devices than that of BT devices for the same channel doping. It is critical to correct the misconception that the kink in the drain current degrades the output resistance of FB SOI devices. Strictly speaking, this is true at low frequency only. The floating-body in SOI MOSFET is a lowpass filter, the bias-dependent characteristic frequency of the floating-body is typically below 1 MHz [14] . At high frequency, the AC floating-body effect (FBE) is suppressed. Hence, the output resistance of FB devices at the LNA operation frequency is as good as that of BT devices, and the gain of FB LNA will not be affected by AC FBE.
Besides the power consumption, impedance matching, gain and NF, the linearity is also an important consideration of LNA. The smallsignal linearity of the LNAs are measured in terms of the third-order intercept point. Two-tone test (f0 = 1:8 GHz, f1 = 1:81 GHz) shows that the input-referred IP3 of the FB SOI LNA is 010.5 dBm and that of the BT SOI LNA is 011.2 dBm. The noise performance will be discussed in Section IV together with the SPICE simulation results. The recent researches on Si-based CMOS LNA are summarized in Table I . The LNAs in this work provide sufficiently high gains with low noise figures. IV. LNA NOISE MODELING AND SPICE SIMULATION An accurate dc model for the SOI device is indispensable for the circuit noise model. In the SPICE simulation of this work, BSIMPD2.1 model is implemented and a physical thermal noise model for SOI MOSFET is applied. In addition, all the parasitic resistances which contribute to the total output thermal noise are modeled, this includes the poly-gate sheet resistance, drain/source series resistance, body resistance and inductor series resistance. The induced gate noise is also considered due to its significance at high frequency.
Thermal noise of an SOI device operated in saturation region is given by [8] 
where L sat length from the source to the point where velocity saturation occurs.
Tc1(E1)
carrier temperature as a function of electric field in the region where gradual channel approximation (GCA) holds, and T c2 (E 2 ) carrier temperature as a function of electric field in the velocity saturation region. However, the above physical model does not have a close form. Therefore, it cannot be implemented in SPICE. To make use of this model, the transistor thermal noise is first calculated by numerical integration Then, the equivalent conductance for channel thermal noise is obtained:
where T is the room temperature. g eq is used by SPICE for transistor channel thermal noise simulation. As shown in Fig. 10 , the physical channel thermal noise model for FB SOI MOSFET fits the measurement data. Gate is laid out as an interdigitated structure with contacts at both ends. The distributed gate resistance is given by [3] 
where R sh is the sheet resistance of the poly-gate and n is the number of fingers. The drain/source series resistance (R ds ) can be modeled as
where R ds is the total source and drain series resistance characterized by a single-finger device with channel width equal to W e =n. For a body-tied SOI MOSFET, the body resistance from the contacts to the internal body exhibits thermal noise. BSIMPD2.1 model supports an externally accessible body-contact terminal, P , as shown in Fig. 11 . The effective body resistance is modeled as
where R b is the body resistance of a single-finger BT device with channel width W e =n. Fig. 12 shows the thermal noise due to the body resistance in BT and FB devices. For a BT device, the additional drain current noise due to the body resistance is given by
where R b1 is the body resistance and g mb1 is the body-transconductance. Similarly, for a FB device we have
where z diode is the small-signal impedance of the body-source diode. Since the body resistance in a BT device (R b1 ) is much larger than that in a FB device (R b2 ), BT SOI device generates higher noise power for any given bandwidth.
All the parasitic resistances (thermal noise contributors) in a body-tied SOI LNA are shown in Fig. 13 , including the inductance series resistance.
Finally, the induced gate noise must be considered as it becomes significant at high frequency. The spectral density of the induced gate noise is modeled as [15] :
where is around 4/3 and the noise gate conductance is given by g g = ! 2 C 2 gs 5g d0
(15) Fig. 13 . Thermal noise sources in body-tied SOI LNA. where g d0 is the drain conductance at V ds = 0. To examine the significance of the induced gate noise, we need to figure out how much of the total output noise is attributed to the channel thermal noise and the induced gate noise, respectively. As a result of the feedback of Ls, the output noise due to the channel thermal noise of M 1 is given by [3] 
where S id1 is the channel thermal noise of M1, and Rs is the RF input source impedance, which is 50-in our measurement system. The induced gate noise of M 1 is shown in Fig. 14. For simplicity, g g is neglected as the Cgs has a high Q-factor at the LNA operation frequency. The gate noise at the output can be derived as
where S ig1 is the induced gate noise of M 1 at the input. For the cascoding device M2 as shown in Fig. 15 , the output noise due to the channel thermal noise is 
In the above calculation, the poly-gate resistance, the source/drain series resistance and the inductor series resistance are all neglected. The channel thermal noise of M1 and M2 are similar, as the two transistors are identical in geometry and share the same dc current. Therefore, as indicated by (16)-(19), the noise contribution of the cascoding device is much smaller than that of the input device. At the LNA output, the noise generated in M 2 is substantially reduced as a result of the negative feedback path formed by M1 . Given the partial correlation between the induced gate and the channel thermal noise [15] , one can further derive from (16) and (17) and conclude that the total output noise will be underestimated by approximately 1/3 if only the channel thermal noise is considered.
SPICE simulation applies the physical channel thermal noise model and taking into account the induced gate noise and all the noise sources due to parasitic resistances. Figs. 16 and 17 show that the simulation results agree well with the measured NF of the two types of SOI LNA's. The noise figure of the circuit is measured by HP8970B [16] Noise Figure Meter . BT circuit shows worse noise performance than FB circuit, because the body-contact resistance in BT devices leads to higher noise. Since a high g m helps improve NF [3] , NF decreases slightly with the power supply as shown in Fig. 16 . The noise figures of the two types of circuits versus frequency are plotted in Fig. 17 . The dependence of NF on frequency is due to the induced gate noise and the impedance of the matching network. Based on the simulation results, it is found that approximately 70% of the total noise is attributed to the channel thermal noise of the SOI devices. The induced gate noise (mainly from M1 ) is another major noise source which accounts for about 25% of the total noise, and the remainder is due to the thermal noise associated with all the parasitic resistances. It is common in the literature to define V T as the gate voltage at which the surface potential at the Si-SiO2 interface becomes twice the Fermi potential in the bulk of semiconductor [2] . Attempts have been made in the past to improve this definition [6] , [7] . For example, a definition was reported recently [7] to take into account the effects of depletion charges in the channel of the MOSFET. Such a definition improves the accuracy of the V T model for long-channel devices, but its improvement is less significant for MOSFETs with a channel length in the sub-micron range.
A new approach for defining the threshold voltage, which is valid for both long-and short-channel devices, is proposed here. It is based on concept that the threshold occurs at the intersection of the two asymptotes of surface potential for the depletion and strong inversion regions. The validity of the approach is verified using results simulated from MOS devices with various doping densities, channel lengths, and oxide thicknesses. The values of V T predicted by this new approach are compared with those predicted by existing definitions and obtained from two extraction methods which determine VT from the drain current versus gate voltage characteristics [8] - [13] . Quantum-mechanical effects, which may be important for deep-submicron MOSFETs, will not be considered in the present study.
II. THRESHOLD VOLTAGE DEFINITIONS FOR LONG CHANNEL DEVICES
For an n-channel MOSFET, the relationship between the surface potential and the gate voltage can be written as follows [2] , [3] :
where the minus sign is used when the bands bend up, the plus sign is used when the bands bend down, V GS is the gate-to-source voltage, S is the surface potential, C o is the oxide capacitance, V FB is the flatband voltage, and F is the Kingston function [2] : 
In ( 
where n i is the intrinsic free-carrier concentration and N A is the substrate doping density. This conventional definition for the threshold surface potential can be derived as follows. Using the condition that S is much larger than unity at the onset of strong inversion, the second term inside the brackets in (2), which is associated with the inversion charge, can be approximated by 
For the onset of strong inversion, this term must be larger than unity. Hence, equating this to unity, 
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